



Simulation of Step-Up DC-DC Converter for Photovoltaic Grid-Connected Applications

1K.Deepak, 2T.Ganesh, 3B.Achyuth Narayana, 4K.Amaresh, 5P.Aves,
1Assistant Professor, 2,3,4,5B-tech students Scholar,
1, 2,3,4,5 Department of Electrical & Electronics Engineering,
1, 2,3,4,5G. Pullaiah College of Engineering and Technology, Nandikotkur Rd,
Near Venkayapalle, Pasupula Village, Kurnool, Andhra Pradesh 518002

Abstract: In this project Fuzzy based Unified power quality conditioner for power quality improvement is presented. Unified power quality conditioner is a compensating device which is made for mitigation of all power quality problems together. This device will reduce harmonics which affects the quality of power. Unified power quality conditioner is the combinations of series active power filter and shunt active power filter which are joined back to back by a common DC link through capacitor. The performance of the filters mainly depends on its control strategy. A Fuzzy Logic Controller (FLC) is based on fuzzy sets and fuzzy rules with their membership functions of inputs and outputs. In this paper control technique is used for series active power filter and shunt active power filter is synchronous Reference frame (SRF) and instantaneous PQ (IPQ) used to compensate power quality problems by a three phase unified power quality conditioner under imbalanced and distorted load conditions. This paper accentuates improvement of power quality by using Unified power quality conditioner with proportional integral controller and fuzzy logic controller and comparing it with & without compensating devices. The performance and behavior of the proposed controllers has been evaluated through MATLAB/SIMULINK.

Keywords- Active filter, dual control strategy, power conditioning, three-phase distribution systems, unified power quality conditioner (UPQC), Fuzzy Logic Controller.

I. INTRODUCTION

In recent years, many researchers give attention to solving power quality problems. These problems are appeared due to usage of reactive loads and non-linear loads. This load creates reactive power burden and harmonic problem. This harmonic pollution degrades the quality of power at transmission side as well as distribution side [1-2]. In literature, many papers have addressed these issues and have proposed the compensating devices for eliminating this problem. Usually passive filters are used to eliminate harmonics because of low cost and high efficiency.

However, this filters produce resonance with supply frequency therefore active filters are used for suppressing harmonics. The harmonics makes many undesirable effects such as increased heating losses in transformer, poor power factor, malfunction of medical equipments, and torque pulsation of motors. Power quality problems can be overcome, in real time, through the utilization of "custom power devices" (CPD) [3-4]. The most commonly used CPD is unified power quality

controller (UPQC), which is composed by two power converters that are connected in series and in shunt and sharing common dc voltage. A shunt converter (also known as the shunt active filter) acts as a harmonic compensator and injects the current in anti-phase with the distortion components present in the line current so that a balanced sinusoidal current flows through the feeder [5].

A series converter is responsible to compensate the major power quality problems related and with the voltage delivered to the load remain regulated and with low harmonic distortion. The required rating of series active filter is much smaller than that of a conventional shunt active filter [6]. Controllers are the most significant part of the UPQC and currently various control strategies are proposed by many researchers. Here, reference current and voltage extraction from the distorted mains is by modified synchronous reference frame technique. Fuzzy [7-8] logic control methodology has been demonstrated to allow solving uncertain and vague problems. In this paper fuzzy logic controller is used for generation of switching

pulses for PWM controllers. The advantage of using fuzzy system is simplicity, ease of application, flexibility, speed and ability to deal with imprecision and uncertainties.

In order to compensate the current related problems such as load unbalance compensation, reactive power compensation, current harmonic filter shunt active power filters (APF) are used and to compensate voltage related problems such as voltage sag, voltage swell, harmonics etc series active power filters (APF) are used. Unified power quality conditioner (UPQC) [9-10] aims at integrating both shunt and series active power filters (APF) through a common dc link capacitor. Constructions wise both unified power quality conditioner (UPQC) and unified power flow controller (UPFC) both are similar. Unified power quality conditioner (UPQC) aims at [11-12] conditioning the power supply by eliminating the disturbances that adversely affect the performance of the load in power system. Unified power quality conditioner (UPQC) is used to improve the quality of power on power distribution system at the point of installation.

The FC is based on linguistic variable set theory and does not require a mathematical model. Generally, the input variables are error and rate of change of error. If the error is coarse, the FC provides coarse tuning to the output variable and if the error is fine, it provides fine tuning to the output variable [13].

In the normal operation of UPQC, the control circuitry of shunt APF calculates the compensating current for the current harmonics and the reactive power compensation. In the conventional methods, the DC link capacitor voltage [14] is sensed and is compared with a reference value. The error signal thus derived is processed in a controller.

II. UPQC TOPOLOGY DESCRIPTION

The UPQC topology employed to implement the dual compensation strategy presented in this paper is shown in Fig.1. It comprises both three-leg (3-Leg) and four-leg (4-Leg) PWM converters sharing the same dc-link.

The UPQC is connected between a 3P3W power supply distribution system and a 3P4W plant site composed of several types of three-phase and single-phase loads. It is assumed that the single-phase loads use the neutral conductor to operate. In this case, a 3P4W

distribution system is necessary, which is composed of three power conductors and a neutral conductor to feed the loads. Thus, as can be noted in the UPQC-based 3P4 Distribution system shown in Fig.1, the neutral current flows through the wire conductor connected to the fourth leg of the shunt 4-Leg PWM converter.

The 4-Leg PWM converter was chosen to act as the shunt APF, because it is able to operate with lower DC-link voltage amplitude when compared to the 3-Leg PWM split-capacitor topology. In addition, the 3-Leg split capacitor topology requires an additional control loop to compensate its inherent dc-link capacitor voltage unbalances. Although the 4-Leg converter has a greater number of switches, the power rating of the devices that compose its fourth leg is reduced, because the current that flows through the neutral conductor in most cases is low.

a) Dual Compensation Principle

In order to make the input currents sinusoidal, balanced and in phase with the utility voltages, in the dual compensating strategy, the series PWM converter is controlled to operate as a sinusoidal current source. In this case, its impedance must be high enough to isolate the harmonic currents generated by the nonlinear loads. On the other hand, the parallel PWM converter also makes the output voltages sinusoidal, balanced, regulated and in phase with the utility voltages. In other words, it is controlled to operate as a sinusoidal voltage source, such that its impedance must be sufficiently low to absorb the load harmonic currents.




Fig.1. 3P4W distribution system based on UPQC topology connected to 3P3W power system

Since the series and parallel converters have high and low impedances, respectively, the load harmonic



currents flow naturally through the parallel converter. Furthermore, compensation for load unbalances is ensured by controlling the series converter to follow sinusoidal and balanced references so that the negative and zero sequence components are compensated. Finally, the fundamental reactive power compensation is ensured by controlling the series converter current references to be in phase with the utility voltages.

On the other hand, the utility harmonic voltages and unbalances are compensated ensuring that the controlled output voltages follow sinusoidal and balanced references such that the amplitude differences between the input and output voltages will appear across the series coupling transformers, meaning that any utility voltage disturbances are naturally compensated. This makes the dual compensating strategy more attractive than the conventional strategy, considering that the load is less affected by the occurrence of grid voltage disturbances, such as voltage sags. This is possible because, different from the conventional strategy in which the series converter controls the output voltages, in the dual compensating strategy this task is entirely assumed by the parallel converter.

III. MODELING OF SERIES AND PARALLEL CONVERTERS

The modeling of the series and parallel PWM converters are presented in this section. In addition, the voltage and current controllers implemented in the SRF (dq0 axes) are discussed.

a) Series Converter Modeling

The state-space system and the transfer functions of the series converter in the dq axes are obtained based on a mathematical model. The modeling is accomplished considering that all involved inductances and resistances are identical, as follows: $L_{f_{sa}} = L_{f_{sb}} = L_{f_{sc}} = L_f$ and $R_{f_{sa}} = R_{f_{sb}} = R_{f_{sc}} = R_f$. By means of Fig.1, the equations that represent the system are given by (1) and (2)

$$u_{sab_PWM} = v_{L_{isa}} + v_{R_{isa}} + v_{C_{ab}} - v_{R_{isb}} - v_{L_{isb}} \quad (1)$$

$$u_{sbc_PWM} = v_{L_{isb}} + v_{R_{isb}} + v_{C_{bc}} - v_{R_{isc}} - v_{L_{isc}} \quad (2)$$

Where u_{sab_PWM} and u_{sbc_PWM} are the respective PWM voltages at the 3-Leg series converter terminals considering the voltages of the PWM series converter in

the dq axes (u_{sd_PWM} and u_{sq_PWM}), the state-space equation is given by

$$\dot{x}_{sdq}(t) = A_{sdq}x_{sdq}(t) + B_{sdq}u_{sdq}(t) + F_{sdq}w_{sdq}(t) \quad (3)$$

Where

$$\dot{x}_{sdq}(t) = \begin{bmatrix} \frac{di_{sd}}{dt} \\ \frac{di_{sq}}{dt} \end{bmatrix}, x_{sdq}(t) = \begin{bmatrix} i_{sd} \\ i_{sq} \end{bmatrix}, u_{sdq} = \begin{bmatrix} u_{sd_PWM} \\ u_{sq_PWM} \end{bmatrix}$$

$$w_{sdq}(t) = \begin{bmatrix} v_{cd} \\ v_{cq} \end{bmatrix}, A_{sdq} = \begin{bmatrix} -\frac{R_{fs}}{L_{fs}} & \omega \\ \omega & -\frac{R_{fs}}{L_{fs}} \end{bmatrix}$$

$$B_{sdq} = \frac{1}{3L_{fs}} \begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix}$$

$$F_{sdq} = \frac{1}{3L_{fs}} \begin{bmatrix} -1 & 0 \\ 0 & -1 \end{bmatrix}$$

Thereby, based on (3), the series converter average model represented as a signal flow graph is shown in the dotted area of Fig.2 (a). In addition, the current controller into the dq axes is also shown, where $G_s(PI)d$ and $G_s(PI)q$ represent the transfer functions of the PI current controllers; D_{sd} and D_{sq} are the duty cycles; V_{dc} is the dc-bus voltage; and K_{PWM} is the gain of the PWM modulator given by $K_{PWM} = 1/PPWM$ [31], where $PPWM$ is the peak value of the PWM triangular carrier implemented in the digital signal processor (DSP). The current coupling between the dq axes, shown in the average model of Fig.2 (a), is eliminated by using the scheme presented in Fig. 2(b), where the dotted blocks represent the decoupling effects implemented in the block diagram shown in Fig. 2(a).

Thus, based on Fig.2 (a), the transfer functions of the closed loop system can be represented by (4), where $K_{p_{s(d,q)}}$ and $K_{i_{s(d,q)}}$ are the proportional and integral controller gains, and $i_{s(d,q)}^*$ represents the continuous current references in the dq coordinates

$$\frac{i_{s(d,q)}(s)}{i_{s(d,q)}^*(s)} = \frac{X_1 (K_{p_{s(d,q)}}s + K_{i_{s(d,q)}})}{L_{fs}s^2 + (R_{fs} + X_1 K_{p_{s(d,q)}})s + X_1 K_{i_{s(d,q)}}} \quad (4)$$

Where $X_1 = K_{PWM}V_{dc}$

b) Parallel Converter Modeling

The state-space system and the transfer functions of the parallel converter in the dq0 axes are obtained

based on a mathematical model. The modeling is accomplished considering that all involved inductances, resistances and capacitances are identical, as follows: $L_{fpa} = L_{fpb} = L_{fpc} = L_{fpa} = L_{fpa}$, $R_{fpa} = R_{fpa}$, and $C_{fpa} = C_{fpa}$.

By means of Fig.1, the equations that represent the system are given by (5), (6), and (7) as follows:

$$u_{pan_PWM} = R_{fpa} \cdot i_{ia} + L_{fpa} \frac{di_{ia}}{dt} + v_{La} + L_{fpa} \frac{di_{cn}}{dt} + R_{fpa} \cdot i_{cn} \quad (5)$$

$$u_{pbn_PWM} = R_{fpb} \cdot i_{ib} + L_{fpb} \frac{di_{ib}}{dt} + v_{Lb} + L_{fpb} \frac{di_{cn}}{dt} + R_{fpb} \cdot i_{cn} \quad (6)$$

$$u_{pcn_PWM} = R_{fpc} \cdot i_{ic} + L_{fpc} \frac{di_{ic}}{dt} + v_{Lc} + L_{fpc} \frac{di_{cn}}{dt} + R_{fpc} \cdot i_{cn} \quad (7)$$

Where u_{pan_PWM} , u_{pbn_PWM} , and u_{pcn_PWM} are the respective PWM voltages at the terminals a , b , and c of the 4-Leg parallel converter.

The capacitor currents of the output filters (i_{Cfpa} , i_{Cfpb} and i_{Cfpc}) are given by

$$i_{Cfpa} = C_{fpa} \frac{dv_{La}}{dt} = i_{ia} - i_{ca} \quad (8)$$

$$i_{Cfpb} = C_{fpb} \frac{dv_{Lb}}{dt} = i_{ib} - i_{cb} \quad (9)$$

$$i_{Cfpc} = C_{fpc} \frac{dv_{Lc}}{dt} = i_{ic} - i_{cc} \quad (10)$$

Where i_{ia} , i_{ib} , and i_{ic} are the currents of the inductors, and i_{ca} , i_{cb} , and i_{cc} are the output currents of the parallel converter.

Considering the PWM converter voltages of the parallel synchronous rotating frame the state-space equation is found as

$$\begin{pmatrix} u_{pd_PWM} \\ u_{pq_PWM} \\ u_{p0_PWM} \end{pmatrix}, \dot{x}_{pdq0}(t) = A_{pdq0} x_{pdq0}(t) + B_{pdq0} u_{pdq0}(t) + F_{pdq0} w_{pdq0}(t) \quad (11)$$

Where

$$\begin{aligned} \dot{x}_{pdq0}(t) &= \begin{bmatrix} \frac{di_{id}}{dt} & \frac{di_{iq}}{dt} & \frac{di_{i0}}{dt} & \frac{dv_{Ld}}{dt} & \frac{dv_{Lq}}{dt} & \frac{dv_{L0}}{dt} \end{bmatrix}^T \\ x_{pdq0}(t) &= \begin{bmatrix} i_{id} & i_{iq} & i_{i0} & v_{Ld} & v_{Lq} & v_{L0} \end{bmatrix}^T \\ u_{pdq0} &= \begin{bmatrix} u_{pd_PWM} \\ u_{pq_PWM} \\ u_{p0_PWM} \end{bmatrix}, w_{pdq0} = \begin{bmatrix} i_{Cfpd} \\ i_{Cf pq} \\ i_{Cf p0} \end{bmatrix} \\ A_{pdq0} &= \begin{bmatrix} -\frac{R_{fp}}{L_{fp}} & \omega & 0 & -\frac{1}{L_{fp}} & 0 & 0 \\ -\omega & -\frac{R_{fp}}{L_{fp}} & 0 & 0 & -\frac{1}{L_{fp}} & 0 \\ 0 & 0 & -\frac{R_{fp}}{L_{fp}} & 0 & 0 & -\frac{1}{4L_{fp}} \\ \frac{1}{C_{fp}} & 0 & 0 & 0 & \omega & 0 \\ 0 & \frac{1}{C_{fp}} & 0 & -\omega & 0 & 0 \\ 0 & 0 & \frac{1}{C_{fp}} & 0 & 0 & 0 \end{bmatrix} \\ B_{pdq0} &= \begin{bmatrix} \frac{1}{L_{fp}} & 0 & 0 \\ 0 & \frac{1}{L_{fp}} & 0 \\ 0 & 0 & \frac{1}{4L_{fp}} \\ 0 & 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix} \end{aligned}$$




Fig.2. Parallel converter: (a) signal flow graph of the voltage controllers and average model; (b) model of the uncoupled system in SRF dq0 axes.



$$F_{pdq0} = \begin{bmatrix} 0 & 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \\ -\frac{1}{C_{fp}} & 0 & 0 \\ 0 & -\frac{1}{C_{fp}} & 0 \\ 0 & 0 & -\frac{1}{C_{fp}} \end{bmatrix}$$

Thereby, based on (11), the parallel converter average model represented as a signal flow graph is shown in the dotted area of Fig.3 (a). In addition, the voltage and current controllers into the $dq0$ axes are presented.

Where $G_{pPIv}(d)$, $G_{pPIv}(q)$, and $pPIv(0)$ represent the transfer functions of the PI voltage controllers (outer loops); $G_{pPi}(d)$, $G_{pPi}(q)$, and $G_{pPi}(0)$ are the transfer functions of the proportional current controllers (inner loops); and D_{pd} , D_{pq} , and D_{p0} are the duty cycles. The current and voltage coupling between the dq axes shown in the average model of Fig.3 (a) is eliminated by using the scheme presented in Fig.3 (b), where the dotted blocks represent the decoupling effects, which are implemented in the block diagram shown in Fig.3 (a).

Thus, based on Fig.3(a), the transfer functions of the closed-loop system can be represented by (3.12) and (13), where $K_{pp}(d,q)$, $K_{ip}(d,q)$, and $K_{ip}(0)$ are the proportional and integral gains of the controllers (outer voltage control loop), $K_{pPI}(d,q)$ and $K_{pPI}(0)$ are the proportional gains (inner current-control loop), and $v_{L(d,q,0)}^*(s)$ represents the continuous voltage references in the $dq0$ coordinates.

The currents of the filter capacitors $i_{cfp}(d,q,0)$ shown in Fig.3(a) are estimated considering the derivatives of the measured output voltages ($v_{La,b,c}$) and the respective capacitances ($C_{fpa,b,c}$)

$$\frac{v_{L(d,q)}(s)}{v_{L(d,q)}^*(s)} = \frac{X_{1(d,q)}s^2 + X_{2(d,q)}s + X_{3(d,q)}}{Y_{1(d,q)}s^3 + Y_{2(d,q)}s^2 + Y_{3(d,q)}s + Y_{4(d,q)}} \quad (12)$$

$$\frac{v_{L(0)}(s)}{v_{L(0)}^*(s)} = \frac{X_{1(0)}s^2 + X_{2(0)}s + X_{3(0)}}{Y_{1(0)}s^3 + Y_{2(0)}s^2 + Y_{3(0)}s + Y_{4(0)}} \quad (13)$$

IV. STABILITY ANALYSIS OF THE SYSTEM

The stability study of the UPQC system, which involves the series and parallel converters. The aim of this study was to verify the ability of the system to remain stable even under load disturbances.

a) Series APF

Considering the signal flow graph of the current controller and the series converter average model shown in Fig.2 (a), the closed-loop transfer function in the dq coordinates can be represented by (4). Thereby, the stability analysis of the series converter involves only the second-order denominator (λ_i) of (4). By applying the Routh–Hurwitz stability criterion, the necessary and sufficient condition for ensuring the series converter stability is that all the coefficients of λ_i must have the same sign. As can be noted, all the coefficients are positive, meaning that the series converter control is always stable. In addition, load transients only affect the generation of the series current references. Therefore, since the reference currents are always sinusoidal, it is possible to assume that the series converter remains acting as a sinusoidal current source even when load transients occur.

b) Parallel APF

Considering the signal flow graph of the voltage controllers and the parallel converter average model shown in Fig.3 (a), the closed-loop transfer functions in the $dq0$ coordinates can be represented by (12) and (13). Considering that the PI controller gains $K_{pPI} = K_{pPI}(d,q) = K_{pPI}(0)/4$, $K_{pp} = K_{pp}(d,q) = K_{pp}(0)$, and $K_{ip} = K_{ip}(d,q) = K_{ip}(0)$, the same transfer function is obtained for each control loop implemented in the d , q , and 0 coordinates as given by (14), allowing the study of the voltage control loops by means of a unique transfer function $G_v(s)$. In addition, it is assumed that the individual control loops in the $dq0$ coordinates are obtained taking into account the coupling effects between the dq coordinates shown in Fig.3.

$$G_v(s) = \frac{v_{L(d,q,0)}(s)}{v_{L(d,q,0)}^*(s)} = \frac{(1+K) [X_{1(d,q,0)}s^2 + X_{2(d,q,0)}s + X_{3(d,q,0)}]}{Y_{1(d,q,0)}s^3 + Y_{2(d,q,0)}s^2 + Y_{3(d,q,0)}s + Y_{4(d,q,0)}} \quad (14)$$

Where



$$X_{1(d,q,0)} = K_{PWM} V_{dc} C_{fp} K_{pPI}$$

$$X_{2(d,q,0)} = K_{PWM} V_{dc} K_{pPI} K_{pp}$$

$$X_{3(d,q,0)} = Y_{4(d,q,0)} = K_{PWM} V_{dc} K_{pPI} K_{ip}$$

$$Y_{1(d,q,0)} = C_{fp} L_{fp}$$

$$Y_{2(d,q,0)} = C_{fp} (K_{PWM} V_{dc} K_{pPI} + R_{fp})$$

$$Y_{3(d,q,0)} = K_{PWM} V_{dc} K_{pPI} K_{pp} + 1.$$




Fig.3. Parallel converter equivalent model used to stability analysis for the dq0 voltage control loops




Fig.4. Signal flow graphs of the reference generation and control scheme of both series and parallel PWM converters: (a) reference current generation and the input current controllers; (b) output voltage controllers.

However, it is not possible to analyze how the load current transients will interfere in the controls of the

UPQC output voltages only by using the transfer function $G_v(s)$. Thus, Fig.4 presents the block diagram, which is based on the control loops shown in Fig.3 (a), as well as the aforementioned considerations. Thus, the load current (i_L) is considered as an input of the system, whereas the voltage (v_L) is the output. In addition, in order to obtain an adequate representation of the system, the source current (i_s) is calculated from both the output voltage (v_L) and input voltage (v_s), taking into account the leakage inductances and resistances of the series coupling transformers (L_{dt} and R_t), as well as the grid equivalent inductances (L_g). Thereby, from Fig. 3.4, the closed-loop transfer function $G_{vi}(s) = v_L(d, q, 0)(s) / i_L(d, q, 0)(s)$ can be obtained by (15). By applying the Routh–Hurwitz stability criterion, two conditions must be met: 1) all the polynomial coefficients of the denominator must have the same sign and 2) the inequality $Y_2 Y_3 > Y_1 Y_4$ must be respected. Therefore, by inspecting the denominator of (15), the first condition is always met. On the other hand, the second condition can be met by adjusting the PI controller gains. Thus, taking into account the aforementioned conditions, the system will always be stable, even when load transients occur

$$G_{vi}(s) = \frac{v_L(d,q,0)(s)}{i_L(d,q,0)(s)} = \frac{X_1 s^2 + X_2 s + X_3}{Y_1 s^3 + Y_2 s^2 + Y_3 s + Y_4} \quad (15)$$




Fig.5. UPQC implementation



V. CONTROL REFERENCES OF THE SERIES AND PARALLEL CONVERTERS

The strategies used to generate the sinusoidal reference quantities used to control the series and the parallel converters are presented. As aforementioned, both the current and voltage control references are controlled to be in phase with the utility voltages. Since the controlled voltages and currents are sinusoidal quantities, a significant advantage is attained when the dual compensating strategy is compared with the conventional strategy, whose controlled quantities are always non-sinusoidal. This advantage is highlighted mainly because the control references into the SRF-based controllers are continuous, leading to reduced errors in the steady state of the PI controllers.

a) Series Converter Reference Currents

The current-control loop of the series converter is shown in the signal flow graph of Fig.5 (a). The continuous reference current in the SRF direct axis d is defined by i_{sd}^* , which is able to make the serial converter synthesize the sinusoidal input currents (i_{sa} , i_{sb} , i_{sc}). As can be noted, the three-dimensional space vector modulation (3-D-SVM) technique is used in the series converter.

The reference current i_{sd}^* is obtained by measuring the load currents (i_{La} , i_{Lb} , i_{Lc}) and converting them to the rotating reference frame. Thus, the direct current (i_d) is achieved by means of (16) and (17), whereas the utility phase-angle θ used to calculate the coordinates of the unit vectors $\sin \theta$ and $\cos \theta$, is obtained from the three-phase PLL system. Next, a low-pass filter (LPF) is employed to obtain the direct component ($i_{d,dc}$), which represents, in the SRF, the active portions of the load currents (i_{La} , i_{Lb} , i_{Lc}). In other words, $i_{d,dc}$ represents the positive sequence components of the load currents

$$\begin{bmatrix} i_\alpha \\ i_\beta \\ i_0 \end{bmatrix} = \sqrt{\frac{2}{3}} \begin{bmatrix} 1 & -\frac{1}{2} & -\frac{1}{2} \\ 0 & \frac{\sqrt{3}}{2} & -\frac{\sqrt{3}}{2} \\ \frac{1}{\sqrt{2}} & \frac{1}{\sqrt{2}} & \frac{1}{\sqrt{2}} \end{bmatrix} \begin{bmatrix} i_{La} \\ i_{Lb} \\ i_{Lc} \end{bmatrix} \quad (16)$$

$$i_d = i_\alpha \cos \theta + i_\beta \sin \theta \quad (17)$$

The control of the power balance flow through the UPQC must be taking into account in order to

maintain the dc-bus voltage constant. Thereby, the final reference current i_{sd}^* is calculated by using (18), where i_{dc} is added to $i_{d,dc}$. Thus, i_{dc} represents the control action of the dc-bus voltage controller that compensates the inherent losses of the filter elements and semiconductor devices. In addition, i_{dc} controls the balance of the power flow through the UPQC when different amplitudes between the input voltages (v_{sa} , v_{sb} , v_{sc}) and output voltages (v_{La} , v_{Lb} , v_{Lc}) occur.

$$i_{sd}^* = i_{dc} + i_{d,dc} \quad (18)$$

The reference current of the quadrature axis i_{sq}^* and i_{s0}^* are set to zero since the series converter synthesizes only positive sequence components (active currents), such that sinusoidal and balanced currents are achieved.

b) Parallel Converter Reference Voltages

The voltage control loop of the parallel converter is shown in the signal flow graph of Fig.5 (b). The reference voltage in the SRF direct axis d is defined by v_{Ld}^* . Its constant and continuous value represents the ac voltages (v_{La} , v_{Lb} , v_{Lc}) provided to the load. The reference voltages of the quadrature axis q v_{Lq}^* and v_{L0}^* are set to zero since sinusoidal and balanced voltages are desirable. As can be noted, the 3-D-SVM technique is employed in the parallel converter.

VI. FUZZY LOGIC CONTROLLER

The Fuzzy control is a methodology to represent and implement a (smart) human's knowledge about how to control a system. A fuzzy controller is shown in Figure.6. The fuzzy controller has several components:

- A rule base that determines on how to perform control
- Fuzzification that transforms the numeric inputs so that the inference mechanisms can understand.
- The inference mechanism uses information about the current inputs and decides the rules that are suitable in the current situation and can form conclusion about system input.
- Defuzzification is opposite of Fuzzification which converts the conclusions reached by inference mechanism into numeric input for the plant.




Fig.6 Fuzzy Control System

Fuzzy logic is a form of logic that is the extension of Boolean logic, which incorporates partial values of truth. Instead of sentences being "completely true" or "completely false," they are assigned a value that represents their degree of truth. In fuzzy systems, values are indicated by a number (called a truth value) in the range from 0 to 1, where 0.0 represents absolute false and 1.0 represents absolute truth. Fuzzification is the generalization of any theory from discrete to continuous. Fuzzy logic is important to artificial intelligence because they allow computers to answer 'to a certain degree' as opposed to in one extreme or the other. In this sense, computers are allowed to think more 'human-like' since almost nothing in our perception is extreme, but is true only to a certain degree.

Table 1: IF-THEN rules for fuzzy inference system

u(t)	e(t)							
	NB	NM	NS	ZO	PS	PM	PB	
Δe(t)	NB	NB	NB	NB	NB	NM	NS	ZO
	NM	NB	NB	NB	NM	NS	ZO	PS
	NS	NB	NB	NM	NS	NS	PS	PS
	ZO	NB	NM	NS	ZO	ZO	PM	PM
	PS	NM	NS	ZO	PS	PS	PB	PB
	PM	NS	ZO	PS	PM	PM	PB	PB
	PB	ZO	PS	PM	PB	PB	PB	PB

The fuzzy rule base can be read as follows

IF e(t) is NB and Δe(t) is NB **THEN** u(t) is NB

IF e(t) is <negative big> and Δe(t) is <negative big> **THEN** u(t) is <negative big>.

VII. MATLAB/SIMULINK RESULTS









Fig.7 MATLAB/SIMULINK circuit for UPQC currents for unbalanced three-phase load








(a)




(b)










(c)

Fig 8.(a) UPQC currents for unbalanced three-phase load (1) (20 A/div, 5 ms/div): load currents (i_{La}, i_{Lb}, i_{Lc}) and i_{Ln} , compensated source currents (i_{sa}, i_{sb}, i_{sc}), and currents of the parallel converter (i_{ca}, i_{cb}, i_{cc}) and; (b) currents and voltages of phase "a" of the UPQC for the unbalanced three-phase load (2) (20 A/div, 100 V/div, 5 ms/div): load currents (i_{La}, i_{Lb}, i_{Lc}); currents of phase "a": load i_{La} , parallel Converter i_{ca} , and source i_{sa} ; voltages and currents of phase "a": load current i_{La} , source current i_{sa} , utility voltage v_{sa} , and load voltage v_{La} , (c) UPQC currents for three-phase load (1) (2.5 ms/div): load currents (i_{La}, i_{Lb}, i_{Lc}) (5 A/div), source-compensated currents (i_{sa}, i_{sb}, i_{sc}) (10 A/div), parallel converter currents (i_{ca}, i_{cb}, i_{cc}) (10 A/div).



(a)





(b)

Fig.9. Voltages of the UPQC under utility harmonics and unbalances for the unbalanced three-phase load (1): (a) utility voltages (v_{sa} , v_{sb} , v_{sc}) (50 V/div, 2.5 ms/div), load voltages (v_{La} , v_{Lb} , v_{Lc}) (50 V/div, 2.5 ms/div), and series compensating voltages (v_{ca} , v_{cb} and v_{cc}) (50 V/div, 2.5 ms/div); (b) utility voltages (v_{sa} , v_{sb} , v_{sc}) (50 V/div, 2.5 ms/div), load voltages (v_{La} , v_{Lb} , v_{Lc}) (50 V/div, 2.5 ms/div), and series compensating voltages (v_{ca} , v_{cb} and v_{cc}) (50 V/div, 2.5 ms/div)







Fig.10 MATLAB/SIMULINK circuit for Voltages and current of the UPQC for the unbalanced three-phase load



(a)




(b)



(c)

Fig.11. Voltages and current of the UPQC for the unbalanced three-phase load 1: (a) dc-bus voltage (V_{dc}) (100 V/div, 500 ms/div) and load currents (i_{La} , i_{Lb} , i_{Lc}) (20 A/div, 500 ms/div); (b) dc-bus voltage (V_{dc}) (100 V/div, 500 ms/div) and source currents (i_{sa} , i_{sb} , i_{sc}) (20 A/div, 500 ms/div); (c) dc-bus voltage (V_{dc}) (100 V/div, 5 ms/div) and details of the source currents (i_{sa} , i_{sb} , i_{sc}) after the first load transient (20 A/div, 5 ms/div)






Fig.12. UPQC under voltage sag disturbance (phase “a”): utility voltage (vsa), load voltage (vLa), and series compensating voltage (vca) (200 V/div,25 ms/div).








Fig.13 MATLAB/SIMULINK circuit of UPFC with Fuzzy Logic Controller



(a)

Fig.14 UPQC currents for unbalanced three-phase load with fuzzy logic controller (20 A/div, 5 ms/div): load currents (iLa, iLb, iLc) and iLn, compensated source currents (isa, isb, isc), and currents of the parallel converter (ica, icb, icc) and icn;



(a)




Fig.15. Harmonic spectra and THDs of voltage and current. (a) Voltages of phase “a” for the unbalanced three-phase load 1: utility voltage vs a and

load voltage vs a; (b) currents of phase “a” for the unbalanced three-phase load 1: source current vs a and load current vs a; (c) currents of phase “a” for the unbalanced three-phase load 2: source current vs a and load current vs a.




Fig.16 Source and load current THD plot

VIII. CONCLUSION

This project presents a practical and versatile application based on UPQC, which can be used in 3P3W, as well as 3P4W distribution systems. It was demonstrated that the UPQC installed at a 3P3W system plant site was able to perform universal active filtering even when the installed loads required a neutral conductor for connecting one or more single-phase loads (3P4W). The series-parallel active filtering allowed balanced and sinusoidal input currents, as well as balanced, sinusoidal, and regulated output voltages.

By using a dual control compensating strategy, the controlled voltage and current quantities are always sinusoidal. Therefore, it is possible to reduce the complexity of the algorithms used to calculate the compensation references. Furthermore, since voltage and current SRF-based controllers are employed, the control references become continuous,



reducing the steady state errors when conventional PI controllers are used.

Based on digital signal processing static and dynamic performances, as well as the effectiveness of the dual UPQC were evaluated, validating the theoretical development.

REFERENCES

- [1] Han Yingduo, Yan Gangui, Jiang Qirong, Huang Mincong. Electric Power in Information Society and FACTS & DFACTS [J]. Automation of Electric Power System, 2000, 24(19): 1-7.
- [2]Wu Shan, Mei Tianhua, Gong Jianrong, GanDeqiang. Voltage Fluctuation and Flicker Caused by Distributed Generation [J]. Energy Engineering, 2006(4) : 54-58.
- [3]Bai Qian. Mechanism of Voltage Regulation by Distributed Generation on Distribution Network [D]. Hebei: North China Electric Power University Baoding, 2007.
- [4]ZhangGuorong. Research on Control Strategies of Unified Power Quality Conditioner (UPQC) [D]. Hefei: Hefei University of Technology; 2008.
- [5] VinodKhadkikar, AmbrishChandra.UPQC-S: A Novel Concept of Simultaneous Voltage Sag/Swell and Load Reactive Power Compensations Utilizing Series Inverter of UPQC [J]. IEEE Transactions on Power Electronics, 2011, 26(9):2414-2425.
- [6] Liang Zuquan, Shu Hongchun, Liu Zhijian, Yu Jilai. Completely Decoupled Direct Control Strategy of UPQC [J]. Electric Power Automation Equipment, 2009, 29(4): 27-31.
- [7]WangYunling, Zeng Jie, Zhang Buhuan, Mao Chengxiong. Dynamic Voltage Conditioner Based on Ultra capacitor Energy Storage System [J]. Power System Technology, 2007, 31(8): 58-62.
- [8] P.Hoang, K.Tomosovic, "Design and an analysis an adaptive fuzzy power system stabilizer", Vol. 11, No. 2.June 1996.
- [9] Momoh, X. W. Ma, "Overview and Literature survey of Fuzzy set theory in power systems,"IEEE Trans.on Power Systems, Vol. 10, No.3, Aug. 1995. pp. 1676-1690.
- [10] M. Basu, S. Das, and G. Dubey, "Investigation on the performance of UPQC-Q for voltage sag mitigation and power quality improvement at a critical load point," IET Gen. Transmiss. Distrib, vol. 2, no. 3, pp. 414-423, May 2008.
- [11] V. Khadkikar and A. Chandra, "A new control philosophy for a unified power quality conditioner (UPQC) to coordinate load-reactive power demand between shunt and series inverters," IEEE Trans. Power Del., vol. 23, no. 4, pp.2522-2534, Oct. 2008.
- [12] M. Aredes and R. Fernandes, "A dual topology of unified power quality conditioner: The iUPQC," in Proc. 13th Eur.Conf. Power Electron. Appl., Sep. 2009, pp. 1-10.
- [13] M. Brenna, R. Faranda, and E. Tironi, "A new proposal for power quality and custom power improvement: OPEN UPQC," IEEE Trans. Power Del., vol. 24, no. 4, pp. 2107-2116, Oct. 2009.
- [14] V. Khadkikar and A. Chandra, "A novel structure for three- phase four-wire distribution system utilizing unified power quality conditioner (UPQC),"IEEE Trans. Ind. Appl., vol. 45, no. 5, pp. 1897-1902, Sep./Oct. 2009.