2581-4575
International Journal For Recent Developments in Science & Technology
Crossref
A Peer Reviewed Research Journal

Performance Comparison of XOR and XNOR Gate Levels in Full Adder With Delay constraints

K. Nagendra Srinivasa Kumar[1], Y. Naveen Kumar[2],
[1,2]Assistant Professor, Dept of ECE, Ramachandra College of Engineering,Eluru

.

Abstract—

The compromises among boundaries such as region procured, power utilized, Quality & Execution (PDP), and Energy efficiencies (EDP) of fourteen distinct full viper circuits utilizing 90nm CMOS innovation and DSCH 3.8 programming. The examination is completed utilizing MICROWIND 3.8 test system by spreading out the circuits at consistent 27°C temperature, postponement, and voltage to further work on the examination. Full viper is a significant structure block in PC engineering.

Keywords—

Full Adder design, Half Adder design, Unified rationale, Sharing rationale, Transcendently Multiplexer.

Introduction

A fulladdersaredigital circuitand fulfill expansionon two paired numbers, producing a sum and carry output, and is an essentialstructureblockindigitalframeworks,utilizedindifferent applications such as arithmetic logic units, microcontrollers, computer CPUs, and digital signal processing units.

Thefulladdersourcesofinfo:twopairednumbers(AandB) and a carryinput(Cin),andproducestwooutputs:asum (S)andacarry output (Cout), based on the binary addition rules. The full adder's truthtableandcircuitdiagram,typicallyconsistingofXOR,AND, andORgates,worktogethertoproducethesumandcarryoutputs.

Inadditiontoitsbasicfunctionality,thefulladderisusedin more complex advanced frameworks, such as ALUs, microcontrollers, computerCPUs, DSPunits,IntelPentiumprocessors,Snapdragons, and Exynos processors, enabling them to perform number-crunching and consistentactivities. Its versatility and efficiency makeitacentralstructureblockindigitaldesign,playingaessential

role in different digital systems, and its functionality and applications make it an essential component in the field of digital electronics.

LITERATUREREVIEW

In2016,KumarandBhavanaP.S.proposedtwooptimumpower full addersbased on XOR;however,Adder2 hadthelargestpower delay and PDP.

AccordingtoFanederaandMamtha's2017 study,NORgatesare themostpopularbecauseoftheirlowpowerconsumption.19.1µW ofpowerisusedinacompleteadderarchitecturethatemploysNOR and NAND gates.

According to a 2017 Nagraj and Arun et al. study, DPL adders also provide a size, speed, and power advantage over CMOS and CDL logic.

In2019,Balasvramanianetal.proposedandimplementedarapid simultaneousentrywaylevelfullviperbasedonthreenoveldesigns employing complex gates and OR-AND technology at 65 nm.

Thistechnology isrecommendedduetohigh-performanceand low power consumption and uses NOR gates and DPL logic.

Researchers have suggested new designs and technological enhancementsfortheenhancementofefficiencyandperformance of full adders.

EXISTING

Therefore,anFullAdderisa3-bitexpansioncircuitthat, after adding the two paired digits (A and B) and the convey (Cin),producestworesults:sumandCarry.Thecarry,which ishandledasanoverflow,istakenbythesubsequentcascaded circuit. An FA frequently cascades several adder topologies usingXOR,AND,andORgates.Ittypicallycontainstwohalf adders in overflow, and the result is OR as complete.

A complete viper is the most fundamental block in any adderstructure.Wehave,forcomparing14distinctcomplete addertypesatonespeedandonthesame90nm,sourcedthem from all available sources



Fig.1.FullAdderdesign

A	B	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Fig.2.TruthTableofFullAdder

FullViperFramedUtilizingTwo HalfAdders:

This is a well-known full adder circuit that uses Bit level addergettingtotaloftheXORresult.Theconveyofbothhalf adder that ORport isallocatedtoaninput toproduce theoutputvalue.



Fig3-FullAdder

XOR-MUXBasedFullAdder

The full viper circuit utilizes the combination of a XORgateandMultiplexer,withthreeinputs(in1,in,in3) and two results (out1) and Carryout (out2).



Fig4-ThecircuitdiagramforXOR-Multiplexerbasedfull Viper design

3XOR-AND-ORBasedFull viper

ThefullviperusesthreeXOR,twoANDgates, and ORgateformstotalandoneXORas carryout, respectively.



Fig 5- Theschematiccircuit for a complete adder based on 3XOR, -2AND, and -1OR

XNOR-MUXUsing Fullviper

ThefullvipercircuitutilizestwoXNORandaMUX,with inputs(A,B,Cin)andyieldsTotal(Total)and Convey(Cout).



Fig6-circuitdiagramofanXNOR-MUXusingfull adder

2XOR-3AND-ORBasedFullAdder

ThisfullviperusestwoXOR,threeAND,andone3-inputORgate,withinputs(A,B,Cin)andoutputs(Sum) and convey(Cout).



Fig7-circuitdiagramofa2XOR-3AND-OR-usingfull viper

PROPOSED

Thedesignofeffectivefulladders,whicharetheintegralparts ofdigitalsystems,hasevolvedsignificantly.A.KumarandBhavana P.S.in2016cameupwithtwoXOR-basedcompleteaddersthathad maximum p ower efficiency. Adder 2 was the one with the highest PDP and power delay. A complete adder design that incorporated NOR and NAND gates was put forth by Fanedera and Mamtha in 2017.This design has used 19.1µW electricity, thus ma king NOR gatesthemostfavoritesinceoflowpowerconsumption.Nagrajand Arunetal.furtheralsosuggested DPLaddersin2017forovertaking CMOS and Dds logic with relation to power, velocity, and compactness. Balasvramanian and colleagues introduced a fast speeds synchronizedgate-level full adder in 2019. with three novel designs using OR-AND and complex gates at 65 nm technology..

These designs try to boost the speed, area, and power efficiency of fully adders; NOR gates and DPL logic have been chosen for their superb performance and very low consumption of power. We can seemany morecreativeideasarising asscholarscontinueexploring new designs and technologies, which would lead to betterment of digital communication systems, arithmetic logic units,microcontrollers, computer CPUs, and digital signal processing.



Fig:SchematicstructureofXNOR-MULTIPLXER based Full adder design



Fig:SchematicstructureofXOR-MULTIPLEXERbased Full adder design



Fig:SchematicstructureofFulladderusingTwohalf adder design



Fig:Schematicstructureof3XOR-2AND-1ORFullAdder Design

Thesedesignsaimtoworkonthepresentationoffulladders concerning power efficiency,speed, and area, with theuseof NORgatesandDPLlogicpreferredbecauseoftheirlowpower utilization and high performance. As researchers continue to explorenew designs and technologies, we can expect even more innovative,solutions to emerge, potentially leading to breakthroughs indigitalsignalprocessing,arithmeticlogicunits,microcontrollers, computer CPUs, and digital communication systems.

METHODOLGY

ThetechniqueforlogicallydevelopingFullAddersusingDSCH 3.8 software is presented in this work. Then, it uses a software run totestandvalidatethedesignautomaticallybysavingtheschematic in.sch format and creating a Verilog file in.v format.
Then a circuit layout is generated by opening the Verilog file in MICROWIND 3.8 and selecting the Compile option. Measure Distance option will then be used to get the area of the layout in micrometers.

Thiswillbesavedinthefileasan.mskformatandismodifiedusing technologywherebyselectingFoundryfromtheFilemenuthenrun the simulation, showing a waveform with various settings.
Screenshots are taken step-by-step, and the waveform is saved in.bmpformat.Alongwithpoweranddelaymeasurements,manual TheEnergyDelayProduct(EDP)&PowerDelayedProducts(PDP) is are determined.

This design flowpermits the creation and testing at logical level of Full Adders which could make measurements and computation of important performance indicators possible. The use of DSCH and MICROWIND software streamlines the designs and simulations. From logical design to physical architecture and simulation, this methodprovidesacomprehensiveapproachtothedesignandtesting of Full Adder. These procedures make it easy for researchers and designers to construct and evaluate Full Adder circuits

RESULT



Fig: Timing diagram of Full adder design using two half adders

2581-4575

International Journal For Recent Developments in Science & Technology

Crossref

A Peer Reviewed Research Journal



.

Fig: Timing diagram XNOR-MULTIPLEXER based

Full adder design



Fig:TimingdiagramofXNOR-MULTIPLEXER



Fig:Timingdiagramof3XOR-2AND-1ORbasedFull

Adder design

CONCLUSION

Thegreatestarea-efficientcompleteadderistheonethatusesNOR gates,withanefficiencyratingof46.34%.IntermsofPDP/EDPand powersavings,theXAC-basedfulladderhasthehighestefficiency rating (24.40%). The second most efficient full-adder algorithm is based on XNAMIC. They are categorized using a rating of24.80% for power-saving & 24.90% for PDP & EDP.

References

[1] Upadhyay,Prashant,etal."AlowpowerCMOSvoltagemode SRAM cell for high speed VLSI design."*2012 Asia Pacific ConferenceonPostgraduateResearchinMicroelectronicsand Electronics*. IEEE, 2012.

[2] KS, Vasundara Patel, and K. S. Gurumurthy. "Quaternary CMOS combinational logic circuits."*2009 International ConferenceonInformationandMultimediaTechnology*.IEEE, 2009.

[3] Ebrahimi, Behzad, Saeed Zeinolabedinzadeh, and Ali Afzali-Kusha. "Low standby power and robust FinFET based SRAM design."*2008 IEEE Computer Society Annual Symposium on VLSI*. IEEE, 2008.

[4] Premalatha, C., K. Sarika, and P. Mahesh Kannan. "A comparative analysis of 6T, 7T, 8T and 9T SRAM cells in 90nm technology."*2015 IEEE International Conference on Electrical, Computer and Communication Technologies (ICECCT)*. IEEE, 2015.

[5] Bharti, Surbhi, et al. "Performance analysis of SRAM cell designed using MOS and floating-gate MOS for ultralow power technology."*2019 4th International Conference on Internet of Things: Smart Innovation and Usages (IoT-SIU)*. IEEE, 2019.

[6] Bhattacharya, Debajit, Ashis Maity, and Amit Patra. "Design andimplementationofahigh-speed,power-efficient,modified hybrid-modesenseamplifierforsramapplications."*201326th International Conference on VLSI Design and 2013 12th International Conference on Embedded Systems*. IEEE, 2013.

[7] Shivaprakash,G.,andD.S.Suresh."Designoflowpower6T-SRAM cell and analysis for high speed application."*Indian Journal of Science and Technology* 9.46 (2016): 1-10.

[8] Sil,Abhijit,etal."Highspeedsingle-endedpseudodifferential current sense amplifier for SRAM cell."*2008 IEEE International Symposium on Circuits and Systems (ISCAS)*. IEEE, 2008.

[9] Kushwah,Chandrabhan,andSantoshK.Vishvakarma."Ultra-low power sub-threshold SRAM cell design to improve read static noise margin."*Progress in VLSI Design and Test: 16th International Symposium, VDAT 2012, Shibpur, India, July1-4, 2012. Proceedings*. Springer Berlin Heidelberg, 2012.

[10] Kumar, C. Ashok, B. K. Madhavi, and K. Lalkishore. "Performance analysis of low power 6T SRAM cell in 180nm and90nm."*20162ndInternationalConferenceonAdvancesin Electrical, Electronics, Information,Communicationand Bio-Informatics (AEEICB)*. IEEE, 2016.

International Journal For Recent Developments in Science & Technology
2581-4575
Crossref
A Peer Reviewed Research Journal

[11] Singh, Kamini, R. S. Gamad, and P. P. Bansod. "Design and Analysis for Power Reduction with High SNMof 10T SRAM Cell."*VLSI Design and Test: 23rd International Symposium, VDAT 2019, Indore, India, July 4–6, 2019, Revised Selected Papers23*.Springer Singapore, 2019.