



Performance Comparison of XOR and XNOR Gate Levels in Full Adder With Delay constraints

K. Nagendra Srinivasa Kumar¹, Y. Naveen Kumar²,

^{1,2}Assistant Professor, Dept of ECE, Ramachandra College of Engineering, Eluru

Abstract—

The compromises among boundaries such as region procured, power utilized, Quality & Execution (PDP), and Energy efficiencies (EDP) of fourteen distinct full viper circuits utilizing 90nm CMOS innovation and DSCH 3.8 programming. The examination is completed utilizing MICROWIND 3.8 test system by spreading out the circuits at consistent 27°C temperature, postponement, and voltage to further work on the examination. Full viper is a significant structure block in PC engineering.

Keywords—

Full Adder design, Half Adder design, Unified rationale, Sharing rationale, Transcendently Multiplexer.

Introduction

A full adders are digital circuit and fulfill expansion on two paired numbers, producing a sum and carry output, and is an essential structure block in digital frameworks, utilized in different applications such as arithmetic logic units, microcontrollers, computer CPUs, and digital signal processing units.

The full adder sources of info: two paired numbers (A and B) and a carry input (C_{in}), and produce two outputs: a sum (S) and a carry output (C_{out}), based on the binary addition rules. The full adder's truth table and circuit diagram, typically consisting of XOR, AND, and OR gates, work together to produce the sum and carry outputs.

In addition to its basic functionality, the full adder is used in more complex advanced frameworks, such as ALUs, microcontrollers, computer CPUs, DSP units, Intel Pentium processors, Snapdragons, and Exynos processors, enabling them to perform number-

crunching and consistent activities. Its versatility and efficiency make it a central structure block in digital design, playing an essential

role in different digital systems, and its functionality and applications make it an essential component in the field of digital electronics.

LITERATURE REVIEW

In 2016, Kumar and Bhavana P.S. proposed two optimum power full adders based on XOR; however, Adder 2 had the largest power delay and PDP.

According to Fanedera and Mamtha's 2017 study, NOR gates are the most popular because of their low power consumption. 19.1 μW of power is used in a complete adder architecture that employs NOR and NAND gates.

According to a 2017 Nagraj and Arun et al. study, DPL adders also provide a size, speed, and power advantage over CMOS and CDL logic.

In 2019, Balasvramanian et al. proposed and implemented a rapid simultaneous entryway level full viper based on three novel designs employing complex gates and OR-AND technology at 65 nm.

This technology is recommended due to high performance and low power consumption and uses NOR gates and DPL logic.

Researchers have suggested new designs and technological enhancements for the enhancement of efficiency and performance of full adders.

EXISTING

Therefore, an Full Adder is a 3-bit expansion circuit that, after adding the two paired digits (A and B) and the convey (Cin), produce two results: sum and Carry. The carry, which is handled as an overflow, is taken by the subsequent cascaded circuit. An FA frequently cascades several adder topologies using XOR, AND, and OR gates. It typically contains two half adders in overflow, and the result is OR as complete.

A complete viper is the most fundamental block in any adder structure. We have, for comparing 14 distinct complete adder types at one speed and on the same 90nm, sourced them from all available sources




Fig.1. Full Adder design

A	B	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Fig.2. Truth Table of Full Adder

Full Viper Framed Utilizing Two Half Adders:

This is a well-known full adder circuit that uses Bit level adder getting total of the XOR result. The convey of both half

adder that OR port is allocated to an input to produce the output value.




Fig3-Full Adder

XOR-MUX Based Full Adder

The full viper circuit utilizes the combination of a XOR gate and Multiplexer, with three inputs (in1, in2, in3) and two results (out1) and Carryout (out2).




Fig4-The circuit diagram for XOR-Multiplexer based full Viper design

3XOR-AND-OR Based Full viper

The full viper uses three XOR, two AND gates, and an OR gate for total and one XOR as carryout, respectively.




Fig 5- The schematic circuit for a complete adder based on 3 XOR, 2 AND, and 1 OR

XNOR-MUX Using Full viper

The full viper circuit utilizes two XNOR and a MUX, with inputs (A, B, Cin) and yields Total (Sum) and Convey (Cout).




Fig6-circuit diagram of an XNOR-MUX using full adder

2 XOR-3 AND-OR Based Full Adder

This full viper uses two XOR, three AND, and one 3-input OR gate, with inputs (A, B, Cin) and outputs (Sum) and convey (Cout).




Fig7-circuit diagram of a 2 XOR-3 AND-OR using full viper

PROPOSED

The design of effective full adders, which are the integral parts of digital systems, has evolved significantly. A. Kumar and Bhavana P.S. in 2016 came up with two XOR-based complete adders that had maximum power efficiency. Adder 2 was the one with the highest PDP and power delay. A complete adder design that incorporated NOR and NAND gates was put forth by Fanedera and Mamtha in 2017. This design has used 19.1 μW electricity, thus making NOR gates the most favorites since flow power consumption. Nagraj and Arun et al. further also suggested DPLadders in 2017 for overtaking CMOS and Dds logic with relation to power, velocity, and compactness. Balasvramanian and colleagues introduced a fast speeds synchronized gate-level full adder in 2019. with three novel designs using OR-AND and complex gates at 65 nm technology..

These designs try to boost the speed, area, and power efficiency of fully adders; NOR gates and DPL logic have been chosen for their superb performance and very low consumption of power. We can see many more creative ideas arising as scholars continue exploring new designs and technologies, which would lead to betterment of digital communication systems, arithmetic logic units, microcontrollers, computer CPUs, and digital signal processing.




Fig: Schematic structure of XNOR-MULTIPLXER based Full adder design




Fig:SchematicstructureofXOR-MULTIPLEXERbased Full adder design




Fig:SchematicstructureofFulladderusingTwohalf adder design




Fig:Schematicstructureof3XOR-2AND-1ORFullAdder Design

Thesedesignsaimtoworkonthe presentation of full adders concerning power efficiency, speed, and area, with the use of NOR gates and DPL logic preferred because of their low power utilization and high performance. As researchers continue to

explore new designs and technologies, we can expect even more innovative solutions to emerge, potentially leading to breakthroughs in digital signal processing, arithmetic logic units, microcontrollers, computer CPUs, and digital communication systems.

METHODOLOGY

The technique for logically developing Full Adders using DSCH 3.8 software is presented in this work. Then, it uses a software run to test and validate the design automatically by saving the schematic in .sch format and creating a Verilog file in .v format. Then a circuit layout is generated by opening the Verilog file in MICROWIND 3.8 and selecting the Compile option. Measure Distance option will then be used to get the area of the layout in micrometers.

This will be saved in the file as an .msk format and is modified using technology where by selecting Foundry from the File menu then run the simulation, showing a waveform with various settings. Screenshots are taken step-by-step, and the waveform is saved in .bmp format. Along with power and delay measurements, manual The Energy Delay Product (EDP) & Power Delayed Products (PDP) is determined.

This design flow permits the creation and testing at logical level of Full Adders which could make measurements and computation of important performance indicators possible. The use of DSCH and MICROWIND software streamlines the designs and simulations. From logical design to physical architecture and simulation, this method provides a comprehensive approach to the design and testing of Full Adder. These procedures make it easy for researchers and designers to construct and evaluate Full Adder circuits

RESULT




Fig: Timing diagram of Full adder design using two half adders



CONCLUSION

The greatest area-efficient complete adder is the one that uses NOR gates, with an efficiency rating of 46.34%. In terms of PDP/EDP and power savings, the XAC-based full adder has the highest efficiency rating (24.40%). The second most efficient full-adder algorithm is based on XNAMIC. They are categorized using a rating of 24.80% for power-saving & 24.90% for PDP & EDP.

References

- [1] Upadhyay, Prashant, et al. "A low power CMOS voltage mode SRAM cell for high speed VLSI design." *2012 Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics*. IEEE, 2012.
- [2] KS, Vasundara Patel, and K. S. Gurumurthy. "Quaternary CMOS combinational logic circuits." *2009 International Conference on Information and Multimedia Technology*. IEEE, 2009.
- [3] Ebrahimi, Behzad, Saeed Zeinolabedinzadeh, and Ali Afzali-Kusha. "Low standby power and robust FinFET based SRAM design." *2008 IEEE Computer Society Annual Symposium on VLSI*. IEEE, 2008.
- [4] Premalatha, C., K. Sarika, and P. Mahesh Kannan. "A comparative analysis of 6T, 7T, 8T and 9T SRAM cells in 90nm technology." *2015 IEEE International Conference on Electrical, Computer and Communication Technologies (ICECCT)*. IEEE, 2015.
- [5] Bharti, Surbhi, et al. "Performance analysis of SRAM cell designed using MOS and floating-gate MOS for ultralow power technology." *2019 4th International Conference on Internet of Things: Smart Innovation and Usages (IoT-SIU)*. IEEE, 2019.
- [6] Bhattacharya, Debajit, Ashis Maity, and Amit Patra. "Design and implementation of a high-speed, power-efficient, modified hybrid-mode sense amplifier for SRAM applications." *2013 26th International Conference on VLSI Design and 2013 12th International Conference on Embedded Systems*. IEEE, 2013.
- [7] Shivaprakash, G., and D. S. Suresh. "Design of low power 6T-SRAM cell and analysis for high speed application." *Indian Journal of Science and Technology* 9.46 (2016): 1-10.
- [8] Sil, Abhijit, et al. "High speed single-ended pseudodifferential current sense amplifier for SRAM cell." *2008 IEEE International Symposium on Circuits and Systems (ISCAS)*. IEEE, 2008.
- [9] Kushwah, Chandrabhan, and Santosh K. Vishvakarma. "Ultra-low power sub-threshold SRAM cell design to improve read static noise margin." *Progress in VLSI Design and Test: 16th International Symposium, VDAT 2012, Shibpur, India, July 1-4, 2012. Proceedings*. Springer Berlin Heidelberg, 2012.
- [10] Kumar, C. Ashok, B. K. Madhavi, and K. Lalkishore. "Performance analysis of low power 6T SRAM cell in 180nm and 90nm." *2016 2nd International Conference on Advances in Electrical, Electronics, Information, Communication and Bio-Informatics (AEEICB)*. IEEE, 2016.




Fig: Timing diagram XNOR-MULTIPLEXER based

Full adder design




Fig: Timing diagram of XNOR-MULTIPLEXER




Fig: Timing diagram of 3XOR-2AND-1OR based Full

Adder design



- [11] Singh, Kamini, R. S. Gamad, and P. P. Bansod. "Design and Analysis for Power Reduction with High SNMof 10T SRAM Cell." *VLSI Design and Test: 23rd International Symposium, VDAT 2019, Indore, India, July 4–6, 2019, Revised Selected Papers23*. Springer Singapore, 2019.